M. Khalil-Hani and N. Shaikh-Husin, “An Optimization Algorithm Based On Grid-Graphs For Minimizing Interconnect Delay In VLSI Layout Design”, MJCS, vol. 22, no. 1, pp. 19–33, Jun. 2009.