VHDL Development of a Discrete Wavelet Transformation

Main Article Content

Zaidi Razak
Mashkuri Hj. Yaacob

Abstract

This paper describes the development process of a discrete wavelet transformation (DWT) chip design. It comprises three phases i.e. simulation by MATLABTM, simulation by SYNOPSYSTM and the final circuit synthesis using SYNOPSYSTM synthesis tools. It also explains the existence of an entity that will ensure accurate data to be processed.

Downloads

Download data is not yet available.

Article Details

How to Cite
Razak, Z., & Hj. Yaacob, M. (2002). VHDL Development of a Discrete Wavelet Transformation. Malaysian Journal of Computer Science, 15(1), 84–92. Retrieved from https://juku.um.edu.my/index.php/MJCS/article/view/6048
Section
Articles

Most read articles by the same author(s)

1 2 > >>